DS05-10177-2E

## MEMORY CMOS 4 M × 1 BIT FAST PAGE MODE DYNAMIC RAM

# MB814100C-60/-70

### CMOS 4,194,304 $\times$ 1 bit Fast Page Mode Dynamic RAM

#### DESCRIPTION

The Fujitsu MB814100C is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a ×1 configuration. The MB814100C features a "fast page" mode of operation whereby high-speed random access of up to 2,048-bits of data within the same row can be selected. The MB814100C DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814100C is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100C is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814100C are not critical and all inputs are TTL compatible.

#### PRODUCT LINE & FEATURES

Param	eter	MB814100C-60	MB814100C-70
RAS Access Time		60 ns max.	70 ns max.
CAS Access Time		15 ns max.	20 ns max.
Address Access Time		30 ns max.	35 ns max.
Randam Cycle Time		110 ns min.	125 ns min.
Fast Page Mode Cycle Tim	e	40 ns min.	45 ns min.
Low power Dissipation	Operating current	336 mW max.	297 mW max.
	Standby current	11 mW max. (TTL level)/5.5	mW max. (CMOS level)

- 4,194,304 words × 1 bit organization
- Silicon gate, CMOS, Advanced-Stacked Capacitor Cell
- All input and output areTTL compatible
- 1024 refresh cycles every 16.4 ms

- Common I/O capability by using early write
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


#### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	-0.5 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Ιουτ	50	mA
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ■ PACKAGE






### ■ CAPACITANCE

(T<sub>A</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toA10, DIN		—	5	pF
Input Capacitance, RAS, CAS, WE	CIN2	—	7	pF
Output Capacitance, Dout	Соит	—	7	pF

### ■ PIN ASSIGNMENTS AND DESCRIPTIONS



<b>26-Pin</b> (TOP \	
<normal :="" bend="" i<="" td=""><td>FPT-26P-M01&gt;</td></normal>	FPT-26P-M01>
DIN ☐ 1 WE ☐ 2 RAS ☐ 3 N.C. ☐ 4 A10 ☐ 5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
<reverse :<="" bend="" td=""><td>FPT-26P-M02&gt;</td></reverse>	FPT-26P-M02>
Vss 🖽 26	
Dout 💶 25	
CAS 24 N.C. 23	4 🎞 N.C.
A <sub>9</sub> <b>□</b> 22	5 <b>—</b> A <sub>10</sub>
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	9

Designator	Function
Din	Data Input.
Dout	Data Output.
WE	Write Enable.
RAS	Row address strobe.
N.C	No connection.
Ao to A10	Address inputs.
Vcc	+5 volt power supply.
CAS	Column address strobe.
Vss	Circuit ground.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage		Vcc	4.5	5.0	5.5	V	
Supply vollage	1	Vss	0	0	0	V	
Input High Voltage, all inputs	1	Vін	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs*	1	VIL	-0.3		0.8	V	

\*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

#### FUNCTIONAL OPERATION

#### ADDRESS INPUTS

Twenty-two input bits are required to decode any one of 4,194,304 cell addresses in the memory matrix. Since only eleven address bits (A<sub>0</sub> - A<sub>10</sub>) are available, the column and row inputs are separately strobed by RAS and CAS as shown in Figure 5. First, eleven row address bits are applied on pins A<sub>0</sub>-through-A<sub>10</sub> and latched with the row address strobe (RAS) then, eleven column address bits are applied and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t<sub>RAH</sub> (min)+ t<sub>T</sub> is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

#### DATA INPUT

Input data is written into memory in either of two basic ways--an early write cycle and a read-modify-write cycle. The falling edge of WE or CAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by CAS and the setup/hold times are referenced to CAS because WE goes Low before CAS. In a delayed write or a read-modify-write cycle, WE goes Low after CAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

#### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- **t**<sub>RAC</sub> : from the falling edge of  $\overline{RAS}$  when t<sub>RCD</sub> (max) is satisfied.
- tcac: from the falling edge of  $\overline{CAS}$  when trcd is greater than trcd (max).
- **tAA** : from column address input when tRAD is greater than tRAD (max).

The data remains valid until either  $\overline{CAS}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048-bits can be accessed and, when multiple MB814100As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

### ■ DC CHARACTERISTICS

(Recommended c	No							
Parame	tor	Notes	Symbol	Conditions		Values		Unit
Farameter		Notes	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output high voltage		1	Vон	Іон = -5 mA	2.4	_		V
Output low voltage		1	Vol	lo∟ = 4.2 mA		_	0.4	V
Input leakage current (any input)			lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 5.5 \ \text{V}; \\ 4.5 \ \text{V} \leq \text{Vcc} \leq 5.5 \ \text{V}; \\ \text{Vss} = 0 \ \text{V}; \ \text{All other pins} \\ \text{not under test} = 0 \ \text{V} \end{array}$	-10	_	10	μΑ
Output leakage current		IO(L)	$0 V \le V_{OUT} \le 5.5 V;$ Data out disabled	-10	_	10	-	
Operating current		MB814100C-60		RAS & CAS cycling;			61	
(Average Power supply current)	2	MB814100C-70	Icc1	t <sub>RC</sub> = min	—	_	54	mA
Standby current		TTL level		$\overline{RAS} = \overline{CAS} = V_{IH}$		_	2.0	mA
(Power supply current)		CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$			1.0	
Refresh current#1		MB814100C-60	_	$\overline{CAS} = V_{H}, \overline{RAS}$ cycling;			61	mA
(Average power supply current)	2	MB814100C-70	Іссз	$t_{RC} = min$		_	54	
Fast Page Mode		MB814100C-60	- Icc4	$\overline{RAS} = V \sqcup, \overline{CAS}$ cycling;			41	mA
current	2	MB814100C-70	- 1004	t <sub>PC</sub> = min			37	
Refresh current#2		MB814100C-60		RAS cycling;			49	
(Average power supply current)	2	MB814100C-70	Icc5	CAS-before-RAS; trc = min			44	mA

### ■ AC CHARACTERISTICS

(At re	commended operating condi	tions l	iniess othe		-		3, 4, 5	1
No.	Parameter	Notes	Symbol	MB814	100C-60	MB814	100C-70	Unit
NO.		10103	Cymbol	Min.	Max.	Min.	Max.	
1	Time Between Refresh		tref	_	16.4		16.4	ms
2	Random Read/Write Cycle Time		trc	110	_	125	_	ns
3	Read-Modify-Write Cycle Time		trwc	130	_	148	_	ns
4	Access Time from RAS	6, 9	<b>t</b> rac	—	60	—	70	ns
5	Access Time from CAS	7, 9	tcac	_	15	_	20	ns
6	Column Address Access Time	8, 9	taa		30	_	35	ns
7	Output Hold Time		tон	0		0		ns
8	Output Buffer Turn On Delay Time	e	ton	0	_	0		ns
9	Output Buffer Turn off Delay Time	10	toff	_	15	_	15	ns
10	Transition Time		t⊤	2	50	2	50	ns
11	RAS Precharge Time		<b>t</b> RP	40	_	45		ns
12	RAS Pulse Width		<b>t</b> ras	60	100000	70	100000	ns
13	RAS Hold Time		trsн	15	_	20	_	ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	0	_	0	_	ns
15	RAS to CAS Delay Time	11, 12	trcd	20	45	20	50	ns
16	CAS Pulse Width		<b>t</b> CAS	15	10000	20	10000	ns
17	CAS Hold Time		tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal)	17	<b>t</b> CPN	10	_	10		ns
19	Row Address Set Up Time		<b>t</b> ASR	0	_	0		ns
20	Row Address Hold Time		<b>t</b> rah	10	_	10		ns
21	Column Address Set Up Time		tasc	0	_	0		ns
22	Column Address Hold Time		tсан	12	_	12	_	ns
23	RAS to Column Address Delay Time	13	<b>t</b> RAD	15	30	15	35	ns
24	Column Address to RAS Lead Tir	ne	<b>t</b> RAL	30	_	35		ns
25	Column Address to CAS Lead Tir	ne	<b>t</b> CAL	30	_	35		ns
26	Read Command Set Up Time		trcs	0	—	0	_	ns
27	Read Comman <u>d Ho</u> ld Time Referenced to RAS	14	<b>t</b> rrh	0	_	0	_	ns
28	Read Comman <u>d Ho</u> ld Time Referenced to CAS	14	trcн	0	_	0	_	ns

### ■ AC CHARACTERISTICS (Continued)


ALTE	commended operating conditions u			-	1	3, 4, 5	1
No.	Parameter Notes	Symbol	MB814	100C-60	MB814	100C-70	Unit
		-	Min.	Max.	Min.	Max.	
29	Write Command Set Up Time 15	twcs	0		0	_	ns
30	Write Command Hold Time	twcн	10		10	—	ns
31	WE Pulse Width	twp	10		10		ns
32	Write Command to RAS Lead Time	<b>t</b> RWL	15		18		ns
33	Write Command to $\overline{CAS}$ Lead Time	tcw∟	15		18		ns
34	DIN Set Up Time	<b>t</b> DS	0		0		ns
35	DIN Hold Time	tdн	10		10		ns
36	RAS to WE Delay Time15	<b>t</b> RWD	60		70	_	ns
37	CAS to WE Delay Time 15	tcwp	15	—	20	_	ns
38	Column Address to WE Delay [15]	tawd	30		35	_	ns
39	RAS Precharge Time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	5	_	5	—	ns
40	$\overline{CAS}$ Set Up Time for $\overline{CAS}$ -before- $\overline{RAS}$ Refresh	<b>t</b> CSR	0	_	0	—	ns
41	CAS Hold Time for CAS-before-RAS Refresh	<b>t</b> CHR	10		10	_	ns
42	WE SetUp Time from RAS 18	twsr	0	—	0	_	ns
43	WE Hold Time from RAS 18	<b>t</b> whr	10		10		ns
51	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	40		45		ns
52	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	60	_	68	—	ns
53	Access Time from CAS Precharge 9, 16	<b>t</b> CPA	—	35	—	40	ns
54	Fast Page Mode CAS Precharge Time	<b>t</b> CP	10		10	—	ns
55	Fast Page Mode RAS Pulse width	<b>t</b> rasp	_	200000	_	200000	ns
56	Fast Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	35		40	_	ns
57	Fast Page Mode $\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time	<b>t</b> CPWD	35	_	40		ns

#### Notes:1. Referenced to Vss.

Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 Icc depends on the number of address change as RAS = V<sub>IL</sub> and CAS = V<sub>IH</sub>.

Icc1, Icc3 and Icc5 are specified at one time of address change during RAS = VIL and  $\overline{CAS} = VIL$  and  $\overline{CAS} = VIL$  and  $\overline{CAS} = VIL$ . Icc4 is specified at one time of address change during one Page Cycle.

- 3. An Initial pause (RAS = CAS = V<sub>IH</sub>) of 200 µs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume  $t_T = 5$  ns.
- 5. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max)
- Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended values shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA} t_{CAC} t_T$ , access time is t\_CAC.
- 8. If  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{AA} t_{CAC} t_{T}$ , access time is  $t_{AA}$ .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff is specified that output buffer change to high impedance state.
- 11. Operation within the trcd (max) limit ensures that trac (max) can be met. trcd (max) is specified as a reference point only; if trcd is greater than the specified trcd (max) limit, access time is controlled exclusively by trac or trad.
- 12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min)+  $2t_T$  +  $t_{ASC}$  (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. twcs, tcwb, trwb and tawb are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state throughout the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), and tawb ≥ tawb (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be executed by satisfying trwb, tcwb, tcab and trab
- 16. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- 17. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
- 18. Assumes that Test mode function.





#### ■ FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input		Addres	s Input	Data		Refresh	Note	
Operation Mode	RAS	CAS	WE	Row	Column	Input Output		Refresh	Note
Standby	Н	Н	Х		_		High-Z	_	
Read Cycle	L	L	Н	Valid	Valid	—	Valid	Yes*1	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes*1	twcs ≥ twcs (min)
Read-Modify-Write Cycle	L	L	$H \rightarrow L$	Valid	Valid	$\begin{array}{c} X \rightarrow \\ Valid \end{array}$	Valid	Yes*1	tcw⊳ ≥ tcw⊳ (min)
RAS-only Refresh Cycle	L	Н	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	_	_	_	High-Z	Yes	tcsĸ ≥ tcsĸ (min)
Hidden Refresh Cycle	$H \rightarrow L$	L	Н	_	_	_	Valid	Yes	Previous data is kept
Test mode set cycle (CBR)	L	L	L	_	—	_	High-Z	Yes	tcsr ≥ tcsr (min) twsr ≥ twsr (min)
Test mode set cycle (Hidden)	$H \rightarrow L$	L	L		—	_	Valid	Yes	tcsr ≥ tcsr (min) twsr ≥ twsr (min)


Note: X : "H" or "L"


\*1: It is impossible in Fast Page Mode.
















The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 1024 row address must be refreshed every 16.4 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814100C has theree types of refresh modes, RAS-only refresh, CAS-before-RAS refresh, and Hidden refresh.


The RAS only refresh is executed by keeping RAS "L" and CAS "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, the Dout pin is kept in a high impedance state.




The CAS-before-RAS refresh is executed by bringing CAS "L" before RAS. By this timing combination, the MB814100C execute CAS-before-RAS refresh. The row address input is not necessary because it is generated internally. WE must be held "H" for the specified set up time (twsr) before RAS goes "L" in order not to enter "test mode".



WE must be held "H" for the specified set up time (twsr) before RAS goes "L" for the second time in order not to enter "test mode"





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>10</sub> are defined by the on-chip refresh counter.

Column Address: Bits A<sub>0</sub> through A<sub>10</sub> are defined by latching levels on A<sub>0</sub> to A<sub>9</sub> at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.

3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.


4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.

5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.

6) Reverse test data and repeat procedures 3), 4), and 5).

		(At	recommende	d operating co	onditions unle	ess otherwise	noted.)
Na	Devenueden	Symbol	MB814	100C-60	MB814	100C-70	L Inclé
No.	Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	<b>t</b> FCAC		35	—	40	ns
91	Column Address Hold Time	<b>t</b> FCAH	30		30		ns
92	CAS to WE Delay Time	trcwd	35		40		ns
93	CAS Pulse width	<b>t</b> FCAS	35		40		ns
94	RAS Hold Time	trrsh	35		40		ns

Note. Assumes that CAS-before-RAS refresh counter test cycle only.



No	No. Parameter	Symbol	MB814	100C-60	MB814	100C-70	Unit
NO.	raiametei	Symbol	Min.	Max.	Min.	Max.	Onic
100	RAS pulse Width	trass	100	—	100	_	μs
101	RAS precharge Time	trps	110	_	125	_	ns
102	CAS Hold Time	tснs	-50	—	-50	—	ns

Note . Assumes self refresh cycle only

#### DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be autmatically executed using internal refresh address counter.


If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of trass (more than 100  $\mu$ s), the device can be entered the self refresh cycle. And after that, refresh operation is autmatically executed per fixed interval using internal refresh address counter during "RAS = L" and "CAS = L".

And exit from self refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tcHs min.

Restruction for Self refresh operating;


For self refresh operation, the notice below must be considered.

- 1) In the case that distribute CBR refresh are operated in read/write cycles
- Self refresh cycles can be executed without special rule if 1024 cycles of distribute CBR refresh are executed within tREF max.. 2) In the case that burst CBR refresh or RAS only refresh are operated in read/write cycles
- 1024 times of burst CBR refresh or 1024 times of burst RAS only refresh must be executed before and after Self refresh cycles.




#### PACKAGE DIMENSIONS

(Suffix: -PJN)




#### ■ PACKAGE DIMENSIONS (Continued)





#### ■ PACKAGE DIMENSIONS (Continued)





## FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 Fax: 336-1609

F9607 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.